

# Instruction set of the ULM (Ulm Lecture Machine)



June 6, 2023



# Contents

<b>1 Description of the ULM</b>	<b>4</b>
1.1 Data Types . . . . .	4
1.2 Expressing the Interpretation of a Bit Pattern . . . . .	4
1.3 Registers and Virtual Memory . . . . .	4
<b>2 Directives</b>	<b>6</b>
2.1 .align <expr> . . . . .	6
2.2 .bss . . . . .	6
2.3 .byte <expr> . . . . .	6
2.4 .data . . . . .	6
2.5 .equ <ident>, <expr> . . . . .	6
2.6 .global <ident> . . . . .	6
2.7 .globl <ident> . . . . .	6
2.8 .long <expr> . . . . .	6
2.9 .space <expr> . . . . .	7
2.10 .string <string-literal> . . . . .	7
2.11 .text . . . . .	7
2.12 .word <expr> . . . . .	7
2.13 .quad <expr> . . . . .	7
<b>3 Instructions</b>	<b>8</b>
3.1 addq . . . . .	9
3.2 divq . . . . .	11
3.3 getc . . . . .	12
3.4 halt . . . . .	13
3.5 imulq . . . . .	14
3.6 ja . . . . .	15
3.7 jb . . . . .	16
3.8 jmp . . . . .	17
3.9 jnz . . . . .	18
3.10 jz . . . . .	19
3.11 ldfp . . . . .	20
3.12 ldpa . . . . .	21
3.13 ldzwq . . . . .	22
3.14 movb . . . . .	23
3.15 movq . . . . .	24
3.16 movzbq . . . . .	25
3.17 putc . . . . .	26
3.18 shldwq . . . . .	27
3.19 subq . . . . .	28
<b>4 ISA Source File for the ULM Generator</b>	<b>30</b>

# Chapter 1

## Description of the ULM

### 1.1 Data Types

Binary digits are called *bits* and have the value 0 or 1. A *bit pattern* is a sequence of bits. For example

$$X := x_{n-1} \dots x_0 \text{ with } x_k \in \{0, 1\} \text{ for } 0 \leq k < n$$

denotes a bit pattern  $X$  with  $n$  bits. The number of bits in bit pattern is also called its size or width. The ULM architecture defines a *byte* as a bit pattern with 8 bits. Table 1.1 lists ULM's definitions for *word*, *long word*, *quad word* that refer to specific sizes of bit patterns.

### 1.2 Expressing the Interpretation of a Bit Pattern

For a bit pattern  $X = x_{n-1} \dots x_0$  its *unsigned integer* value is expressed and defined through

$$u(X) = u(x_{n-1} \dots x_0) := \sum_{k=0}^{n-1} x_k \cdot 2^k$$

*Signed integer* values are represented using the *two's complement* and in this respect the notation

$$s(X) = s(x_{n-1} x_{n-2} \dots x_0) := \begin{cases} u(x_{n-2} \dots x_0), & \text{if } x_{n-1} = 0, \\ u(x_{n-2} \dots x_0) - 2^{n-1}, & \text{else} \end{cases}$$

is used.

### 1.3 Registers and Virtual Memory

The ULM has 256 registers denoted as %0x00, ..., %0xFF. Each of these registers has a width of 64 bits. The %0x00 is a special purpose register and also denoted as *zero register*. Reading from the zero register always gives a bit pattern where all bits have value 0 (zero bit pattern). Writing to the zero register has no effect.

The (virtual) memory of the ULM is an array of  $2^{64}$  memory cells. Each memory cell can store exactly one byte. Each memory cell has an index which is called its *address*. The address is in the range from 0 to  $2^{64}-1$  and the first memory cell of the array has address 0. In notations  $M_1(a)$  denotes the memory cell with address  $a$ .

Data Size	Size in Bytes	Size in Number of Bits
Bytes	-	8
Word	2	16
Long Word	4	32
Quad Word	8	64

Table 1.1: Names for specific sizes of bit patterns.

### 1.3.1 Endianness

For referring to data in memory in quantities of words, long words and quad words the definitions

$$\begin{aligned} M_2(a) &:= M_1(a)M_1(a+1) \\ M_4(a) &:= M_2(a)M_2(a+2) \\ M_8(a) &:= M_4(a)M_4(a+4) \end{aligned}$$

are used. The ULM architecture is a *big endian* machine. Therefore we have the equalities

$$\begin{aligned} u(M_2(a)) &= u(M_1(a)M_1(a+1)) \\ u(M_4(a)) &= u(M_2(a)M_2(a+2)) \\ u(M_8(a)) &= u(M_4(a)M_4(a+4)) \end{aligned}$$

### 1.3.2 Alignment of Data

A quantity of  $k$  bytes are aligned in memory if they are stored at an address which is a multiple of  $k$ , i.e.

$$M_k(a) \text{ is aligned} \Leftrightarrow a \bmod k = 0$$

# Chapter 2

## Directives

### 2.1 .align <expr>

Pad the location counter (in the current segment) to a multiple of <expr>.

### 2.2 .bss

Set current segment to the BSS segment.

### 2.3 .byte <expr>

Expression is assembled into next byte.

### 2.4 .data

Set current segment to the data segment.

### 2.5 .equ <ident>, <expr>

Updates the symbol table. Sets the value of <ident> to <expr>.

### 2.6 .global <ident>

Updates the symbol table. Makes the symbol <ident> visible to the linker.

### 2.7 .globl <ident>

Equivalent to *.globl <ident>*:

Updates the symbol table. Makes the symbol <ident> visible to the linker.

### 2.8 .long <expr>

Expression <expr> is assembled into next long word (4 bytes).

**2.9 .space <expr>**

Emits <expr> bytes. Each byte with value 0x00.

**2.10 .string <string-literal>**

Emits bytes for the zero-terminated <string-literal>.

**2.11 .text**

Set current segment to the text segment.

**2.12 .word <expr>**

Expression <expr> is assembled into next word (2 bytes).

**2.13 .quad <expr>**

Expression <expr> is assembled into next quad word (8 bytes).

# **Chapter 3**

## **Instructions**


## 3.1 addq

Integer addition.

### 3.1.1 Assembly Notation

addq X, %Y, %Z

#### Format



#### Effect

$$(u(\%Y) + u(X)) \bmod 2^{64} \rightarrow u(\%Z)$$

Updates the status flags:

Flag	Condition
ZF	$u(\%Y) + u(X) = 0$
CF	$u(\%Y) + u(X) \geq 2^{64}$
OF	$s(\%Y) + s(X) \notin \{-2^{63}, \dots, 2^{63}\}$
SF	$s(\%Y) + s(X) < 0$


### 3.1.2 Assembly Notation

addq %X, %Y, %Z

#### Alternative Assembly Notation

movq %X, %Z

#### Format



#### Effect

$$(u(\%Y) + u(\%X)) \bmod 2^{64} \rightarrow u(\%Z)$$

Updates the status flags:

Flag	Condition
ZF	$u(\%Y) + u(\%X) = 0$
CF	$u(\%Y) + u(\%X) \geq 2^{64}$
OF	$s(\%Y) + s(\%X) \notin \{-2^{63}, \dots, 2^{63}\}$
SF	$s(\%Y) + s(\%X) < 0$

## 3.2 divq

64-bit unsigned integer division

### 3.2.1 Assembly Notation

divq X, %Y, %Z

#### Purpose

Uses the 128-bit unsigned integer divider. The 64-bits stored in %Y are therefore zero extended with %0 to 128 bits and then used as numerator. The immediate value X is used as unsigned denominator.

The result of the operation is the quotient and the remainder. These results will be stored in a register pair: The quotient is stored in %Z and the remainder in %{Z + 1}.

#### Format

32	24	16	8	0
0x10	X	Y	Z	

#### Effect

For the unsigned 128-bit numerator

$$b := u(\%0\%Y)$$

and unsigned 64-bit denominator

$$a := u(X)$$

computes the divisor

$$\left\lfloor \frac{b}{a} \right\rfloor \bmod 2^{128} \rightarrow u(\%0\%Z)$$

and the remainder

$$b \bmod a \rightarrow u(\%u(Z) + 1)$$


### 3.3 getc

Get character

#### 3.3.1 Assembly Notation

getc %X

##### Format



##### Effect

$$s(ulm\_readChar()) \wedge_b 255 \bmod 2^{64} \rightarrow u(\%X)$$


## 3.4 halt

Halt program

### 3.4.1 Assembly Notation

halt %X

#### Format



#### Effect

halt program execution with exit code  $u(\%X) \bmod 2^8$


## 3.5 imulq

64-bit unsigned and signed integer multiplication.

### 3.5.1 Assembly Notation

imulq %X, %Y, %Z

#### Format




#### Effect

$$u(\%X) \cdot u(\%Y) \bmod 2^{64} \rightarrow u(\%Z)$$

### 3.5.2 Assembly Notation

imulq X, %Y, %Z

#### Format



#### Effect

$$u(X) \cdot u(\%Y) \bmod 2^{64} \rightarrow u(\%Z)$$


## 3.6 ja

Jump if above (conditional jump).

### 3.6.1 Assembly Notation

ja XYZ

#### Format



#### Effect

If the condition

$$ZF = 0 \wedge CF = 0$$

evaluates to true then

$$(u(\%IP) + s(XYZ)) \bmod 2^{64} \rightarrow u(\%IP)$$


### 3.7 jb

Jump if below (conditional jump).

#### 3.7.1 Assembly Notation

jb XYZ

##### Format



##### Effect

If the condition

$$CF = 1$$

evaluates to true then

$$(u(\%IP) + s(XYZ)) \bmod 2^{64} \rightarrow u(\%IP)$$


## 3.8 jmp

Jump (unconditional jump).

### 3.8.1 Assembly Notation

jmp XYZ

#### Format



#### Effect

$$(u(\%IP) + s(XYZ)) \bmod 2^{64} \rightarrow u(\%IP)$$

### 3.8.2 Assembly Notation


jmp %X, %Y

#### Alternative Assembly Notation

call %X, %Y

ret %X

#### Format



#### Effect

$$\begin{aligned} (u(\%IP) + 4) \bmod 2^{64} &\rightarrow u(\%Y) \\ u(\%X) &\rightarrow u(\%IP) \end{aligned}$$

### 3.9 jnz

Jump if not zero (conditional jump).

#### 3.9.1 Assembly Notation

jnz XYZ

#### Alternative Assembly Notation

jne XYZ

#### Format

32	24	0
0x06	XYZ $\gg 2$	

#### Effect

If the condition

$$ZF = 0$$

evaluates to true then

$$(u(\%IP) + s(XYZ)) \bmod 2^{64} \rightarrow u(\%IP)$$

## 3.10 jz

Jump if zero (conditional jump).


### 3.10.1 Assembly Notation

jz XYZ

#### Alternative Assembly Notation

je XYZ

#### Format



#### Effect

If the condition

$$ZF = 1$$

evaluates to true then

$$(u(\%IP) + s(XYZ)) \bmod 2^{64} \rightarrow u(\%IP)$$

### 3.11 ldfp

Load from Pool


#### 3.11.1 Assembly Notation

ldfp Y(%X), %Z

##### Alternative Assembly Notation

ldfp (%X), %Z

##### Format



##### Effect

$u(M_8(addr)) \rightarrow u(%Z)$  with  $addr = (u(Y) \cdot 8 + u(%X)) \bmod 2^{64}$


## 3.12 ldpa

Load Pool Address

### 3.12.1 Assembly Notation

ldpa XY, %Z

#### Format



#### Effect

$$(u(\%IP) + s(XY)) \bmod 2^{64} \rightarrow u(\%Z)$$


### 3.13 ldzwq

Load zero extended word to quad word register.

#### 3.13.1 Assembly Notation

ldzwq XY, %Z

##### Format



##### Effect

$$u(XY) \bmod 2^{64} \rightarrow u(\%Z)$$

## 3.14 movb

Move a byte from a register to memory (store instruction).


### 3.14.1 Assembly Notation

movb %X, (%Z)

#### Purpose

The least significant byte in %X gets stored at address %Z.

#### Format



#### Effect

$$u(\%X) \bmod 2^8 \rightarrow u(M_1(addr)) \text{ with } addr = u(\%Z) \bmod 2^{64}$$

### 3.15 movq

Move quad word

#### 3.15.1 Assembly Notation

movq Y(%X), %Z

##### Alternative Assembly Notation

movq (%X), %Z

##### Purpose

Fetches a quad word from address %X into register %Z

##### Format

32	24	16	8	0
0x12	X	Y	Z	

##### Effect

$$u(M_8(addr)) \rightarrow u(%Z) \text{ with } addr = (u(Y) + u(%X)) \bmod 2^{64}$$


## 3.16 movzbq

Move zero extended byte to quad word register (fetch instruction).

### 3.16.1 Assembly Notation

movzbq (%X), %Z

#### Format



#### Effect

$$u(M_1(addr)) \rightarrow u(%Z) \text{ with } addr = u(%X) \bmod 2^{64}$$


### 3.17 putc

Put character

#### 3.17.1 Assembly Notation

putc %X

**Format**




**Effect**

$ulm\_printChar(u(\%X) \wedge_b 255)$

#### 3.17.2 Assembly Notation

putc X

**Format**



**Effect**

$ulm\_printChar(u(X) \wedge_b 255)$


## 3.18 shldwq

Shift (destination register) and load word

### 3.18.1 Assembly Notation

shldwq XY, %Z

#### Format



#### Effect

$$u(\%Z) << 16 | u(XY) \bmod 2^{64} \rightarrow u(\%Z)$$


### 3.19 subq

Integer subtraction.

#### 3.19.1 Assembly Notation

subq X, %Y, %Z

##### Format



##### Effect

$$(u(\%Y) - u(X)) \bmod 2^{64} \rightarrow u(\%Z)$$


Updates the status flags:

Flag	Condition
ZF	$u(\%Y) - u(X) = 0$
CF	$u(\%Y) - u(X) < 0$
OF	$s(\%Y) - s(X) \notin \{-2^{63}, \dots, 2^{63}\}$
SF	$s(\%Y) - s(X) < 0$

#### 3.19.2 Assembly Notation

subq %X, %Y, %Z

##### Format



##### Effect

$$(u(\%Y) - u(\%X)) \bmod 2^{64} \rightarrow u(\%Z)$$

Updates the status flags:

Flag	Condition
ZF	$u(\%Y) - u(\%X) = 0$
CF	$u(\%Y) - u(\%X) < 0$
OF	$s(\%Y) - s(\%X) \notin \{-2^{63}, \dots, 2^{63}\}$
SF	$s(\%Y) - s(\%X) < 0$

## Chapter 4

# ISA Source File for the ULM Generator

---

```
1  RRR (OP u 8) (X u 8) (Y u 8) (Z u 8)
2  J26 (OP u 8) (XYZ j 24)
3  U16R (OP u 8) (XY u 16) (Z u 8)
4  J18R (OP u 8) (XY j 16) (Z u 8)
5
6
7  0x01 RRR
8  :halt %X
9    ulm_halt(ulm_regVal(X));
10
11 0x02 RRR
12 :getc %X
13   ulm_setReg(ulm_readChar() & 0xFF, X);
14
15 0x03 RRR
16 :putc %X
17   ulm_printChar(ulm_regVal(X) & 0xFF);
18
19 0x04 J26
20 :jmp XYZ
21   ulm_unconditionalRelJump(XYZ);
22
23 0x05 RRR
24 :subq X, %Y, %Z
25   ulm_sub64(X, ulm_regVal(Y), Z);
26
27 0x06 J26
28 :jnz XYZ
29 :jne XYZ
30   ulm_conditionalRelJump(ulm_statusReg[ULM_ZF] == 0, XYZ);
31
32 0x07 J26
33 :jz XYZ
34 :je XYZ
35   ulm_conditionalRelJump(ulm_statusReg[ULM_ZF] == 1, XYZ);
```

```

36
37 0x08 U16R
38 : ldzwq XY, %Z
39     ulm_setReg(XY, Z);
40
41 0x09 RRR
42 : movzbq (%X), %Z
43     ulm_fetch64(0, X, 0, 0, ULM_ZERO_EXT, 1, Z);
44
45 0x0A RRR
46 : addq X, %Y, %Z
47     ulm_add64(X, ulm_regVal(Y), Z);
48
49 0x0B RRR
50 : imulq %X, %Y, %Z
51     ulm_mul64(ulm_regVal(X), ulm_regVal(Y), Z);
52
53 0x0C J26
54 : ja XYZ
55     ulm_conditionalRelJump(ulm_statusReg[ULM_ZF] == 0
56                               && ulm_statusReg[ULM_CF] == 0, XYZ);
57
58 0x0D J26
59 : jb XYZ
60     ulm_conditionalRelJump(ulm_statusReg[ULM_CF] == 1, XYZ);
61
62 0x0E RRR
63 : addq %X, %Y, %Z
64 : movq %X, %Z
65     ulm_add64(ulm_regVal(X), ulm_regVal(Y), Z);
66
67 0x0F RRR
68 : imulq X, %Y, %Z
69     ulm_mul64(X, ulm_regVal(Y), Z);
70
71 0x10 RRR
72 # Uses the 128-bit unsigned integer divider. The 64-bits stored in %Y are
73 # therefore zero extended with %0 to 128 bits and then used as numerator.
74 # The immediate value X is used as unsigned denominator.
75 #
76 # The result of the operation is the quotient and the remainder. These results
77 # will be stored in a register pair: The quotient is stored in %Z and the
78 # remainder in %{Z + 1}.
79 : divq X, %Y, %Z
80     ulm_div128(X, ulm_regVal(Y), ulm_regVal(0), Z, 0, Z + 1);
81
82 0x11 RRR
83 # The least significant byte in %X gets stored at address %Z.
84 : movb %X, (%Z)
85     ulm_store64(0, Z, 0, 0, 1, X);
86
87 0x12 RRR
88 # Fetches a quad word from address %X into register %Z

```

```

89  : movq Y(%X), %Z
90  : movq (%X), %Z
91  : ulm_fetch64(Y, X, 0, 0, ULM_ZERO_EXT, 8, Z);
92
93 0x13 RRR
94  : putc X
95  : ulm_printChar(X & 0xFF);
96
97 # void ulm_absJump(uint64_t destAddr, ulm_Reg ret);
98 0x14 RRR
99  : jmp %X, %Y
100 : call %X, %Y
101 : ret %X
102 : ulm_absJump(ulm_regVal(X), Y);
103
104 0x15 U16R
105 : shldwq XY, %Z
106 : ulm_setReg(ulm_regVal(Z) << 16 | XY, Z);
107
108 0x16 J18R
109 : ldpa XY, %Z
110 : ulm_setReg(ulm_ipVal() + XY, Z);
111
112 0x17 RRR
113 : ldfp Y(%X), %Z
114 : ldfp (%X), %Z
115 : ulm_fetch64(Y * 8, X, 0, 0, ULM_ZERO_EXT, 8, Z);
116
117 0x18 RRR
118 : subq %X, %Y, %Z
119 : ulm_sub64(ulm_regVal(X), ulm_regVal(Y), Z);
120
121 # General meaning of the mnemonics
122
123 @addq
124 # Integer addition.
125 @getc
126 # Get character
127 @divq
128 # 64-bit unsigned integer division
129 @halt
130 # Halt program
131 @imulq
132 # 64-bit unsigned and signed integer multiplication.
133 @ja
134 # Jump if above (conditional jump).
135 @jb
136 # Jump if below (conditional jump).
137 @je
138 # Jump if equal (conditional jump).
139 @jmp
140 # Jump (unconditional jump).

```

```
142 @jne
143 # Jump if not equal (conditional jump).
144 @jnz
145 # Jump if not zero (conditional jump).
146 @jz
147 # Jump if zero (conditional jump).
148 @ldzwq
149 # Load zero extended word to quad word register.
150 @putc
151 # Put character
152 @subq
153 # Integer subtraction.
154 @movb
155 # Move a byte from a register to memory (store instruction).
156 @movzbq
157 # Move zero extended byte to quad word register (fetch instruction).
158 @movq
159 # Move quad word
160 @shldwq
161 # Shift (destination register) and load word
162 @ldpa
163 # Load Pool Address
164 @ldfp
165 # Load from Pool
```

---